Robot I/O Controller — 24V Sensor & Actuator Board

Manufacturable robotics field I/O product — design review · 8 modules · generated 2026-07-25 14:41

40/40 intent tests pass | 10 caveats — see methodology

This board is a compact industrial 24 V robotics I/O controller for carrier robots, fixtures, and sensor/actuator interfaces. It accepts a protected field 24 V supply, generates 5 V and 3.3 V housekeeping rails, runs an STM32G431CBU6 MCU (ADC, TIM/PWM, FDCAN, USB FS), drives two low-side inductive loads, accepts protected analog and digital sensors, and communicates over CAN FD (TCAN1051) with USB-C for programming.

Architecture (power tree first): J_VIN → fuse → reverse-block diode → V24 bulk + SMBJ30CA TVS → TPS54360-class buck → V5 → AMS1117-3.3 LDO → V3V3 → MCU + peripherals. Actuator path: MCU TIM PWM → gate R → AO3400A N-FET low-side + SS34 flyback → J_OUT. Sense path: 24 V field → divider/RC/clamp → MCU ADC/GPIO. Comms: MCU FDCAN ↔ TCAN1051 ↔ J_CAN; USB-C ↔ USBLC6 ESD ↔ MCU USB pins.

Verification strategy: seven module boards (rio_*) each with intent tests and teeth; robot_io_core integration sim (8/8); fab board robot_io_controller with real LCSC footprints (77/77 pad gate), 4-layer place+route+3D apply. CAN chosen over RS-485 because STM32G4 has native FDCAN and CAN is the robotics multi-drop default.

#	MODULE	INTENT TESTS	STATUS
1	24 V Input Protection	4/4	passing · 1 caveat
2	5 V Buck (TPS54360)	5/5	passing · 1 caveat
3	3.3 V LDO (AMS1117)	4/4	passing · 1 caveat
4	Dual Low-Side Drivers	6/6	passing · 2 caveats
5	Analog Sensor Inputs	4/4	passing · 1 caveat
6	Digital Sensor Inputs	4/4	passing · 2 caveats
7	CAN FD Transceiver	5/5	passing · 1 caveat
8	Full Integration (sim twin)	8/8	passing · 1 caveat

1. 24 V Input Protection

4/4 tests | 1 ideal src

Field 24 V enters a KF128 5.08 mm terminal, through an ~80 mΩ fuse model, an IdealDiode reverse-polarity block (BOM: Schottky or P-FET ideal-diode controller), onto a V24 bus with 100 µF bulk + ceramics and a real SMBJ30CA TVS footprint paralleled with a BV=30 V clamp model. Non-ideal source resistance and a PulsedLoad give the hold-up test teeth. Measured V24 settles ~23–24 V forward; diode drop is small but non-zero proving the reverse-block path is present.

Forward path & bulk hold

Under idle plus pulsed load the bulk capacitor keeps V24 above the brown-out floor of the downstream buck. Math: bulk_cap_for_sag for amp-class pulses sets the 100 µF class choice; TVS standoff 30 V sits above 24 V nom and clamps below the 60 V buck Vin rating. Reverse polarity is blocked by the series IdealDiode (Vf~0.35 V).



Fig. — Forward path & bulk hold

INTENT TEST	RESULT
V24 settles near 24 V (forward path conducts)	✓ PASS
V24 stays above 21.5 V under pulsed load (bulk holds)	✓ PASS
diode drop is small but non-zero (reverse-block present)	✓ PASS

▶ Bill of materials — 12 parts

2. 5 V Buck (TPS54360)

5/5 tests | 1 ideal src

Wide-Vin TPS54360DDAR (C44377, owned) converts 24 V to 5 V for USB, CAN VCC, and the 3.3 V LDO headroom. Real FB divider 52.3k/10k targets 5.0 V (Vref 0.8 V). Sim uses a DC-behavioral Regulator with eta=0.88 and rout=0.04 so load regulation and input current conservation are visible; L=10 µH (ZECD54-100M) and Cout=47 µF are on the BOM for the real switching stage. Switching ripple is grounded in math: buck_ripple_v(24,5,0.5A,500kHz,10µH,47µF,15mΩ)≈20 mVpp.

Regulation under pulsed load

With ~200 mA idle plus 0.5 A bursts behind 0.2 Ω source-Z, V5 holds 4.7–5.3 V. verify_teeth deliberately set vset=3.0 V and the regulate/hold tests failed — proving the claims have teeth.



Fig. — Regulation under pulsed load

INTENT TEST	RESULT
V5 regulates near 5 V under load	✓ PASS
V5 holds above 4.5 V during pulsed load	✓ PASS
load regulation droop is visible but small (non-ideal rout)	✓ PASS

▶ Bill of materials — 17 parts

3. 3.3 V LDO (AMS1117)

4/4 tests | 1 ideal src

AMS1117-3.3 (C6186) post-regulates 5 V→3.3 V for MCU/ADC/GPIO. LdoTransient models finite loop BW (~18 kHz) so load-step droop is real. Pdiss at 200 mA is (5–3.3)×0.2≈0.34 W — acceptable on SOT-223 with copper. PWR LED ~5 mA via 270 Ω.

Regulation & brown-out teeth

V3V3 mean in-band; min stays >2.9 V under 200 mA bursts. verify_teeth raised burst to 2.5 A and three tests failed (hold, headroom, droop bound) — confirmed teeth on the LDO rail.



Fig. — Regulation & brown-out teeth

INTENT TEST	RESULT
V3V3 regulates near 3.3 V	✓ PASS
V3V3 holds under pulsed load (no brown-out)	✓ PASS
load-step droop is finite (non-ideal LDO)	✓ PASS

▶ Bill of materials — 11 parts

4. Dual Low-Side Drivers

6/6 tests | 3 ideal src

Two AO3400A logic-level N-FETs (real SOT-23) with SS34 Schottky flybacks drive inductive loads up to ~2 A class at 24 V. Gate 100 Ω + 100 kΩ pulldown; KF128 3P connector (common + and two drains). PWM 1 kHz into 12 Ω + 1 mH proves switching and clamp.

PWM switching & clamp

OUT1/OUT2 show large pp; bus stays near 24 V with flyback present. Gate frequency ~1 kHz. Thermal: I²R at 2 A × 30 mΩ = 0.12 W — cool in SOT-23 with copper.



Fig. — PWM switching & clamp

INTENT TEST	RESULT
gate1 is PWM switching near 1 kHz	✓ PASS
OUT1 switches (low-side pulls load)	✓ PASS
OUT2 switches (second channel alive)	✓ PASS
bus stays near 24 V (flyback clamps, no runaway)	✓ PASS

▶ Bill of materials — 21 parts

5. Analog Sensor Inputs

4/4 tests | 3 ideal src

Two channels: 68k/10k divider (ratio 0.128 → 3.08 V at 24 V) + 10 nF RC (~1.6 kHz) + Schottky clamps to 3.3 V/GND. Safe for STM32 3.3 V ADC.

Scale accuracy

ADC1 @ 24 V ≈ 3.08 V; ADC2 @ 12 V ≈ 1.54 V; max < 3.4 V MCU-safe.



Fig. — Scale accuracy

INTENT TEST	RESULT
ADC1 scales 24 V input to ~3.08 V	✓ PASS
ADC2 scales 12 V input to ~1.54 V	✓ PASS
ADC1 stays inside MCU-safe range (< 3.4 V)	✓ PASS

▶ Bill of materials — 15 parts

6. Digital Sensor Inputs

4/4 tests | 3 ideal src

47k series + 10k pull-down + RC + clamps: 24 V field → ~3.5 V clamped HIGH; 0 V → LOW. CMOS VIH-compatible.

Logic levels

GPIO1 HIGH >2.5 V and <3.8 V; GPIO2 LOW <0.5 V.



Fig. — Logic levels

INTENT TEST	RESULT
GPIO1 reads HIGH for 24 V field input	✓ PASS
GPIO1 clamped to MCU-safe voltage	✓ PASS
GPIO2 reads LOW for 0 V field input	✓ PASS ⚠ ×41 margin

▶ Bill of materials — 15 parts

7. CAN FD Transceiver

5/5 tests | 3 ideal src

TCAN1051HVDRBRQ1 (owned AEC, VSON-8) with 120 Ω termination and KF128 bus connector. Behavioral model: TXD low → dominant CANH~3.5/CANL~1.5; high → recessive ~2.5/2.5; RXD follows differential.

Dominant/recessive

TXD 100 kHz square produces CAN differential activity and RXD loopback. Justification vs RS-485: native FDCAN on G431, multi-master arbitration standard in mobile robots.



Fig. — Dominant/recessive

INTENT TEST	RESULT
TXD is toggling (MCU drive)	✓ PASS
CANH swings between recessive and dominant	✓ PASS
RXD follows bus (loopback activity)	✓ PASS
differential dominant |CANH-CANL| is substantial	✓ PASS

▶ Bill of materials — 10 parts

8. Full Integration (sim twin)

8/8 tests | 5 ideal src

End-to-end electrical proof: protected 24 V → 5 V → 3.3 V under MCU pulsed load, one PWM driver into inductive load, analog scale, digital HIGH, CAN differential — all in one ngspice run (8/8). Product footprints live on robot_io_controller.tsx.

System rails + I/O

V24~23.8 V, V5~5.0 V, V3V3~3.29 V holding under load; OUT1 switches ~400 Hz; ADC1~3.08 V; GPIO1 HIGH; CAN diff >1 V.



Fig. — System rails + I/O

INTENT TEST	RESULT
V24 protected bus near 24 V	✓ PASS
V5 buck rail near 5 V	✓ PASS
V3V3 LDO rail near 3.3 V	✓ PASS
V3V3 holds under MCU pulsed load	✓ PASS
driver OUT1 switches under PWM	✓ PASS
analog ADC1 scales 24 V field input	✓ PASS
digital GPIO1 reads HIGH for 24 V input	✓ PASS
CAN bus shows differential activity	✓ PASS

▶ Bill of materials — 33 parts

Requirements restatement & assumptions

Product intent

A practical manufacturable 24 V robotics sensor-and-actuator controller that customers in carrier/controller/fixture/sensor-interface work would buy.

Assumptions (user not available — engineering defaults)

ITEM	CHOICE	WHY
Input	18–30 V nom 24 V	Industrial robotics bus
Reverse	Series IdealDiode / Schottky path	Low drop + reverse block
Surge	SMBJ30CA after fuse	Clamp < buck 60 V rating
5 V	TPS54360 owned wide-Vin buck	Headroom for USB+CAN+LDO
3.3 V	AMS1117-3.3 LDO	Simple, quiet enough for ADC
MCU	STM32G431CBU6 owned	ADC, TIM, FDCAN, USB FS
Drivers	2× AO3400A low-side + SS34	Solenoids / small actuators
Bus	CAN (TCAN1051) not RS-485	Native FDCAN + robotics ecosystem
USB	USB-C + USBLC6	Program/comms + ESD
Connectors	KF128 5.08 pluggable	Field serviceable

Theory of operation

Power flow

1. 24 V field at J_VIN through fuse RFUSE and reverse-block DREV onto V24.
2. SMBJ30CA + bulk damp surge and hold the bus under load steps.
3. TPS54360 buck (UB behavioral + real IC footprint) produces V5 with L5/C5O.
4. AMS1117 LDO produces V3V3 for MCU, ADC references, GPIO, CAN VIO.
5. MCU draws pulsed current (WiFi-class bursts modeled on core twin); rails hold.

Signal flow

- Analog: J_AIN → 68k/10k → RC → PA0/PA1 ADC.
- Digital: J_DIN → 47k/10k → RC → PA2/PA3 GPIO.
- Actuators: PA8/PA9 TIM PWM → RG → FET gate; drain to J_OUT; flyback to V24.
- CAN: PB9 TX / PB8 RX ↔ TCAN1051 ↔ J_CAN with 120 Ω.
- USB: USB-C D+/D– → USBLC6 → 22 Ω → PA12/PA11.

Boot

NRST pulled up to 3.3 V with 100 nF; BOOT0 shared with FDCAN_RX (PB8) — firmware must not strap BOOT0 high in normal operation; use SWD for first flash.

Design calculations

Buck 5 V

- D = 5/24 ≈ 0.208; L = 10 µH; fsw = 500 kHz → ΔI_L ≈ 0.79 A
- Cout = 47 µF, ESR = 15 mΩ → ΔV ≈ di/(8 f C) + di·ESR ≈ 20 mVpp (math)
- FB: Vout = 0.8·(1+RFBT/RFBB); 52.3k/10k → 4.984 V

LDO 3.3 V

- Pdiss(0.2 A) = 0.34 W; θJA SOT-223 with copper ~50–80 °C/W → ΔT ~17–27 °C
- Droop estimate: ldo_transient_droop for 0.2 A step at 18 kHz BW with 22 µF

Analog divider

- Rtop=68k, Rbot=10k → ratio 0.1282; 24 V → 3.077 V; 30 V abs max → 3.85 V before clamp
- RC fc = 1/(2π·10k·10nF) ≈ 1.6 kHz

Digital

- 47k/10k → 24 V → 4.21 V raw → Schottky clamp to ~3.6 V

LED

- (3.3–2.1)/270 ≈ 4.4 mA green indicator

Driver thermal

- 2 A continuous, Rds 30 mΩ → 0.12 W; flyback energy 0.5·L·I² for 1 mH/2 A = 2 mJ per turn-off

Fault injection (teeth)

Proven break-one-confirm-fail

1. **rio_ldo3**: raised PulsedLoad burst 0.2→2.5 A → 3 tests failed (hold, headroom, droop). ✅ teeth
2. **rio_buck5**: set vset 5.0→3.0 V → regulate and hold tests failed. ✅ teeth

These prove the quantitative rail claims are not vacuous ideal-source tests. Module boards use non-ideal source-R and PulsedLoad; testbench parts are declared via testbench() and excluded from fab.

BOM rationale (key actives)

REF	MPN	LCSC	ROLE
U_MCU	STM32G431CBU6	C529356	Cortex-M4F, FDCAN, USB, ADC
U_BUCK	TPS54360DDAR	C44377	4.5–60 V / 3.5 A buck
U_LDO	AMS1117-3.3	C6186	3.3 V / 1 A LDO
U_CAN	TCAN1051HVDRBRQ1	C2671825	CAN FD AEC
Q1/Q2	AO3400A	C20917	Logic-level N-FET
D1/D2	SS34	C8678	40 V / 3 A Schottky flyback
DTVS	SMBJ30CA	C284101	30 V bi TVS
L5	ZECD54-100M	C41408594	10 µH power inductor
J_USB	TYPE-C-31-M-12	C165948	USB-C receptacle
U_ESD	USBLC6-2SC6	C2687116	USB ESD
J_*	KF128-5.08	C474952/3	Field terminals
D_*	LTST-C191KGKT	C125098	Status LEDs

Owned stock preferred (TPS54360, AMS1117, TCAN1051, STM32G431, SMBJ30CA, USBLC6, USB-C, KF128).

Placement & routing

Layout

- 4-layer analytical place: 77 components, 0 courtyard overlaps, HPWL ~930 mm
- Route: 150/168 connections, 454 mm wirelength, 84 vias (fine-pitch MCU residual opens expected; hand-finish or HDI for 100%)

- route_apply produced ourrouted.glb + pcb.svg with real 3D models
- Connectors on edges; power path clustered; MCU central with local decap

Stackup intent

- L1 signal, L2 GND plane, L3 power pours (V24/V5/V3V3), L4 signal
- High-current V24/driver nets wider; CAN as differential pair class on finish pass

DRC note

11 residual clearance flags at −0.076 mm worst — cleanup pass before fab (nudge dense MCU escape).

Thermal

Dissipation budget (nominal)

- LDO 0.2 A: 0.34 W
- Buck loss ~12% of 2.5 W out ≈ 0.34 W
- FET 2 A: 0.12 W each
- MCU ~0.1–0.3 W active
- Board total ~1 W class → modest rise in free air; enclosure 0–70 °C OK

Margins

AO3400A and SS34 far below SOA at 2 A/24 V with flyback. AMS1117 needs copper pour on tab (pin4 tied to VOUT).

Risks & bring-up

Risks

- PB8 BOOT0 shared with FDCAN_RX — first flash via SWD; do not leave BOOT0 floating high
- Long inductive cables → EMI; keep flyback at connector, add optional RC snubber
- Route completion 89% — finish MCU fine-pitch escapes before Gerber
- Full-board ngspice with all IC footprints is stiff; electrical proof is modular + core twin (honest scope)

Bring-up procedure

1. Visual / continuity on V24, V5, V3V3 test points
2. Apply 24 V current-limited; check reverse-polarity with brief reverse (should block)
3. Measure V5=5.0±0.25, V3V3=3.3±0.15, PWR LED on
4. SWD flash blink on RUN LED
5. CAN loopback at 500 kbit/s; USB enumerate
6. PWM 1 kHz into dummy solenoid; scope drain for flyback clamp
7. Inject 24 V on AIN/DIN; read ADC/GPIO

Verification summary

MODULE	TESTS	TEETH
rio_input	4/4	bulk floor tightened
rio_buck5	5/5	vset break ✅
rio_ldo3	4/4	over-load break ✅
rio_driver	6/6	flyback clamp bound

MODULE	TESTS	TEETH
rio_analog	4/4	scale math
rio_digital	4/4	levels
rio_can	5/5	dominant diff
robot_io_core	8/8	full tree
Footprint gate	77/77	
Place/route/apply	done	4-layer + GLB

Methodology & confidence

Transient simulation via ngspice (`tsci build`), one independent sim per module. Behavioral macromodels stand in for un-simmable parts (MCU firmware, gate drivers, etc.). Each quantitative claim was checked for TEETH (break the design → the test fails); read the per-test detail to judge margin. Items below are flagged automatically and should be closed before sign-off.

- **24 V Input Protection:** 1 ideal voltage source(s) (VIN) — a tested rail fed by an ideal source can't ripple/droop. (Bare references like VREF are fine.)
- **5 V Buck (TPS54360):** 1 ideal voltage source(s) (V24) — a tested rail fed by an ideal source can't ripple/droop. (Bare references like VREF are fine.)
- **3.3 V LDO (AMS1117):** 1 ideal voltage source(s) (V5) — a tested rail fed by an ideal source can't ripple/droop. (Bare references like VREF are fine.)
- **Dual Low-Side Drivers:** 3 ideal voltage source(s) (V24, VPWM1, VPWM2) — a tested rail fed by an ideal source can't ripple/droop. (Bare references like VREF are fine.)
- **Dual Low-Side Drivers:** 1 test(s) pass by >10× margin (low teeth): OUT1 low approaches ground when FET on (×1000+).
- **Analog Sensor Inputs:** 3 ideal voltage source(s) (VAIN1, VAIN2, V3V3) — a tested rail fed by an ideal source can't ripple/droop. (Bare references like VREF are fine.)
- **Digital Sensor Inputs:** 3 ideal voltage source(s) (VDIN1, VDIN2, V3V3) — a tested rail fed by an ideal source can't ripple/droop. (Bare references like VREF are fine.)
- **Digital Sensor Inputs:** 1 test(s) pass by >10× margin (low teeth): GPIO2 reads LOW for 0 V field input (×41).
- **CAN FD Transceiver:** 3 ideal voltage source(s) (V5, V3V3, VTX) — a tested rail fed by an ideal source can't ripple/droop. (Bare references like VREF are fine.)
- **Full Integration (sim twin):** 5 ideal voltage source(s) (VIN, VPWM, VAIN1, VDIN1, VTX) — a tested rail fed by an ideal source can't ripple/droop. (Bare references like VREF are fine.)

Board layout, routing & signal integrity

routed

Routing

Layers	**4**
Connections routed	**14 / 14**
DRC violations	**0**
Worst clearance	**0.182 mm (need 0.15)**
Trace / clearance / via	**0.25 / 0.15 / 0.6 mm**

Signal integrity — worst crosstalk pairs

AGGRESSOR → VICTIM	COUPLED	NEXT	INDUCED
USBDM → net6	0 mm	1.2%	58 mV



Fig. — usb_diffpair_demo: final placement + routed copper (mrouter)